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Abstract
This report presents the transformation of behavioral VHDL programs to Timed Au-
tomata.
1 Background
Synthesizable VHDL is the subset of VHDL, which is used for synthesizing digital cir-
cuits. The entire formal grammar definition of VHDL is beyond the scope of this work,
yet some of the statements and critical aspects are explained in this context. For com-
plete grammar definition of hardware description languages, see [5] and [3]. Without loss
of generality, we restrict our work to the following VHDL syntax for the sake of clarity:
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P ::= entity N1 is port(R) end N1;
architecture N2 of N1 is
[D] begin C end N2; (Circuit declaration)
C ::= s <= e (Signal assignment)
| s <= e when b (Conditional signal assig .)
| process(W ) is [D] begin S end (Process)
| for v in i1 to i2 generate C (Generate)
| entity N port map(W ) (Comp. instantiation)
| C1;C2 (Parallel composition)
S ::= v:=e (Variable assignment)
| s <= e (Signal assignment)
| a(e1):=e2 (Array assignment)
| if b then S1 else S2 endif (conditional)
| case e when i1 => S1 . . .
when in => Sn end case (conditional)
| for v in 0 to i
loop S end loop (Iteration)
| S1;S2 (sequencing)
b ::= b1  b2 | true | false
| v | s | i | ¬b
| rising edge(s)
| falling edge(s)
e ::= i | v | s | a(e) | e1  e2
| e1 + e2 | e1 ∗ e2
D ::= variable v : integer [:= i];
| signal s : std logic [:= ′1′ |′ 0′];
| signal s : std logic vector
(i1 to i2)[:= i3];
| D1;D2
R ::= signal s : std logic; (Port declaration)
| signal s : std logic vector
(i1 to i2);
| R1;R2
where N is either entity or architecture identifier, v is a variable, s is a signal, a is an
array identifier; W is a possibly empty set of signals; i is an integer; and  ∈ {≤, <,=, >
,≥, and , or, xor}. [D] denotes an optional block of signal and variable declarations.
This subset of synthesizable VHDL is quite sufficient to describe circuits used in
practice. We give the semantics of the language with brief explanations and small examples
below. Please note that by VHDL we mean synthesizable VHDL in the rest of the text.
A VHDL program mainly consists of two parts: entity declaration that defines ports
of the circuit and architecture body that describes what this entity does. The functional
program resides in the architecture body. For example, the following VHDL program
implements an exclusive-or gate:
entity XOR is
port( x: in std logic;
y: in std logic;
z: out std logic);
end XOR;
architecture body of XOR is
begin
z <= x xor y;
end body;
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In general, VHDL has two forms of statements: concurrent and sequential. Concurrent
statements take place in the architecture body. A concurrent statement can be one of the
followings:
• concurrent signal assignment
• process statement
• component instantiation statement
• generate statement
In the above exclusive-or program, the statement z <= x xor y is a concurrent signal
assignment. Processes are such constructions that they might contain variable definitions,
their own signal definitions and a sequential code inside its body. Processes are invoked
once initially and then only if any change occurs in any signal defined in the sensitivity
list. For example, the following code shows a process definition that computes the xor of
two signals, x and y, and assigns the result to signal z:
process (x, y)
begin
z <= x xor y;
end process;
Note that the signals listed between the parentheses in the first line of the above code,
i.e., x and y are the elements of the sensitivity list. When a process is invoked, all the
statements in its body, i.e., between begin and end statements, are sequentially executed
and then the process halts. Sequential statements may only appear in processes. A
sequential statement can be one of the followings:
• signal assignment
• variable assignment
• branching statements such as if, case and loop.
Here, one should notice the semantic difference between variable and signal assignments.
In case where a signal is assigned a new value, the assignment is performed when the pro-
cess halts. On the other hand, assignments are performed immediately in case of variable
assignments. Processes can communicate with each other through shared variables and
signals provided that multi-source is not used, i.e., two processes cannot update the same
variable or signal.
If and case statements are quite similar to many high-level languages both in syn-
tactic and semantic manner, therefore they will not be addressed in this context. Loop
statements need a special care before the transformation; i.e., they must be unrolled so
that they can be turned out to be ordinary sequential statements as follows:
for v in 0 to i loop S end loop =
v := 0;S; v := 1;S; . . . ; v = n;S;
A component instantiation statement in VHDL is similar to placement of a component in
a schematic. Component instantiations can be considered as separate circuits. Generate
statement simplifies repetitive code and it is used for multiple instantiations of the same
component. Therefore, it can be simply considered as multiple component instantiations.
VHDL allows us to describe the circuits, simulate and moreover rapidly realize them,
thanks to the Field Programmable Gate Arrays (FPGA). It allows engineers to imple-
ment counters, ALU, finite state machines as well as complex digital functions such as
microprocessors and digital signal processors [4].
In order to describe a circuit, the model shown in Fig. 1 can be used. The model is
generic enough such that both a complex microprocessor and a simple counter conform
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Figure 1: General Structure of Digital Circuits
to the same structure. According to the figure, digital circuits consist of basically a
combinational and a sequential part. The sequential part has memory elements such as
flip-flops, registers etc., for keeping the state information and they are driven by the clock
signal whilst the combinational part generates output signals and decides about the next
state depending on the previous state and inputs. In Fig. 1, fq(D, r) denotes the output
function and fr(D, r) denotes the next-state function both of which depends on the input
signals and the previous state in the most general form.
Note that timing statements as to after 1 us cannot be synthesized. This is due
to the fact that this statement cannot be technically realized on a programmable
device since the correct timing can only be satisfied depending on the frequency
of an external clock, which is unknown to the chip. On the other hand, timing
statements are quite useful for simulation. Therefore, we introduce the following
statement in addition to our restricted synthesizable VHDL syntax:
s <= e after t (Signal assignment)
where t is a strictly positive integer or ∞. We will not dwell upon any further
explanations about VHDL since such details are beyond the scope of this paper.
For more comprehensive information on hardware description languages, refer to
[7] and [5]. Note also that we use VHDL program and circuit interchangeably
in the rest of the text, i.e., VHDL programs are considered to be the same with
their equivalent circuits.
1.1 Timed Automata
Timed automata is a valuable tool for especially designing real-time systems. In
this context, we transform VHDL programs to serve as equivalent timed au-
tomata.
Definition 1 (Timed Automaton). A timed automaton is a tuple (Q, q0, X,Σ, δ, I)
where:
• Q is a finite set of locations.
• q0 ∈ Q is the initial location.
• X is a finite set of real valued clock variables.
• Σ is the set of denoting actions.
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• δ ⊆ Q× 2C × Σ× 2X ×Q is the set of transitions.
• I : Q→ 2C assigns invariants to locations.
A constraint C is of the form:
C ::= z  k | z − y  k
where z, y ∈ X or V, k ∈ N and  ∈ {≤, <,=, >,≥} and V is a finite set of real
valued data variables. A clock valuation is a function u : X → R≥0 from the set
of clocks to the non-negative reals. Let RX be the set of all clock valuations. Let
u0(x) = 0 for all x ∈ X. We will relax the notation by considering guards and
invariants as sets of clock valuations, writing u ∈ I(q) to mean that u satisfies
I(q).
Definition 2 (Semantics of Timed Automaton). Let (Q, q0, X,Σ, δ, I) be a timed
automaton. The semantics is given by a transition system 〈S, s0,→〉 where S ⊆
L×RX is the set of states, s0 = (q0, u0) is the initial state and→⊆ S×{R≥0∪Σ}×S
is the transition relation such that:
• (q, u) d−→ (q, u+ d) if ∀d′ : 0 ≤ d′ ≤ d⇒ u+ d′ ∈ I(q), and
• (q, u) a−→ (q′, u′) if ∃(q, g, a, r, q′) ∈ δ : u ∈ g, u′ = [r 7→ 0]u and u′ ∈ I(q).
where for d ∈ R≥0, u + d maps each clock x in X to the value u(x) + d, and
[r 7→ 0]u denotes the clock valuation which maps each clock in r to 0 and agrees
with u over X\ r.
Time may pass only if it satisfies the invariant of the current state. A transition of
the automaton may occur if and only if its guard and the invariant of the new state
are satisfied. The semantics of the automaton is the set of traces of the associated
transition system. Timed automata are often composed into a network of timed
automata over a common set of clocks and actions, consisting of n timed automata.
The automaton used by uppaal is also augmented with a useful transition label,
i.e., synchronization channels and data variables in various types. For instance,
in case of declaring a synchronization channel a, when a transition labeled with
a! occurs, the complementary transition labeled with a? occurs simultaneously.
Therefore, we augment the automaton with synchronization channels together
with integer and boolean data variables.
Definition 3 (Network of Timed Automata). Let (Qi, q
0
i , Xi,Σi, δi, Ii) be a net-
work of n timed automata. Let q¯0 = (q
0
1, q
0
2, . . . , q
0
n) be the initial location vec-
tor. The semantics is defined as the transition system 〈S, s0,→〉, where S =
(Q1 × . . . × Qn) × RX is the set of states, s0 = (q¯0, u0) is the initial state and
→⊆ S × S is the transition relation.
1.2 Specification Language
Specifications will be expressed in real-time temporal logic TCTL, which extends
the the computation tree logic CTL with clock variables.
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Definition 4 (Syntax of TCTL). The formulas ϕ of TCTL are defined inductively
by the grammar
ϕ ::= true | p | ¬ϕ | ϕ ∧ ϕ | ϕ∃UIϕ | ϕ∀UIϕ,
where p ∈ Pr is an atomic proposition and/or clock variables and I ∈ I is an
interval in the set of intervals I appearing in ϕ.
From the above syntax, we can derive the following operators (for further details
on the semantics of TCTL and derivation of operators, one may refer to [1, 8] and
[2]):
∃♦ψ (Possibly). There exists a path that property ψ possibly holds.
∀ψ (Invariantly). Property ψ always holds.
∃ψ (Potentially always). There exists a path along which property ψ always
holds.
∀♦ψ (Eventually). Property ψ eventually holds.
ψ  ϕ (Leads-to). Whenever property ψ holds, property ϕ eventually holds.
ψ  ≤t ϕ (Time-bounded Leads-to). Whenever property ψ holds, property ϕ
eventually holds in at most t time units.
Safety Properties. Safety properties are of the form: “something bad will never
happen”. For instance, in a model of aircraft, a safety property might be that the
altitude must never exceed its maximum value.
Liveness Properties. Liveness properties are of the form: “something will even-
tually happen”, e.g., when pressing the button of the engine start, then eventually
the engine should start.
Bounded Liveness Properties. In real-time systems, a liveness property is not
sufficient and bounded times response should be investigated. Bounded time
liveness property can be expressed with a time-bounded leads-to operator, i.e.,
ϕ  ≤t ψ. These properties can be reduced to simple safety properties such that
first the model under investigation is extended with a boolean variable b and an
additional clock z. The boolean variable b must be initialized to false. Whenever
ϕ starts to hold b is set to true and the clock z is reset. When ψ commences to
hold b is set to false. Thus the truth-value of b indicates whether there is an
obligation of ψ to hold in the future and z measures the accumulated time since
this unfulfilled obligation started. The time-bounded leads-to property ϕ  ≤t ψ
yields the verification of the safety property ∀b⇒ z ≤ t. Similarly, we can define
ϕ  ≥t ψ to express that ψ must hold at least t time units after ϕ commences to
hold.
2 Transforming VHDL Programs to Timed Automata
This section describes the key points of the transformation of VHDL to timed
automata.
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Please recall that a VHDL program may have concurrent and sequential state-
ments, denoted with C and S respectively. Each concurrent statement can be
expressed with a separate automaton.
We define a transformation function F [P] that converts a given program P to
timed automata. Transformation process is defined inductively by the the follow-
ing rules, which must be understood like a case expression in the programming
language ML [6]: cases are evaluated from top to bottom, and the transformation
rule corresponding to the first pattern that matches the input program is per-
formed. Due to the space limits, we skip some details of this transformation such
as the transformation rules for entity and declaration parts. This transformation
is relatively straightforward such that all the port definitions, signal and variable
definitions are simply transformed to appropriate variables defined in the timed
automata.
Transformation Rule 1 (Declarations)
1. F [P ] ≡ F [R] ∪ F [D] ∪ F [C]
2. F [signal s : std logic;R] ≡ bool s;F [R]
3. F [signal s : std logic vector(i1 to i2);R]
≡ bool s[i1];F [R]
4. F [variable v : integer [:= i];D] ≡ int v = i;F [D]
5. F [signal s : std logic [:= b];D] ≡ bool s = b;F [D]
6. F [signal s : std logic vector(i1 to i2)
[:= i3];D] ≡ bool s[i1] = {i3&(1 i1),
i3&(1 (i1 − 1)), · · · , i3&(1 i2)};F [D]
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Transformation Rule 2 (Concurrent statements)
1.F [C1;C2] ≡ F [C1] ‖ F [C2]
2.F [s <= e] ≡
3.F [s <= e when b] ≡
4.F [for v in i1 to i2 generate P ] ≡
F [P ]v:=i1 ‖ F [P ]v:=i1+1 ‖ · · · ‖ F [P ]v:=i2
5.F [process(s0, . . . , sk) is [D] begin S end] ≡
F [D] ∪
6.F [∅] = F [null] = ∅
where C ∈ { COMPONENT, PROCESS, ASSIGNMENT (s <= e), ∅}. Program P
is a component that consists of at least one concurrent statement. Components
can hierarchically contain other components. Therefore, transformation F first
applies Rule 2.1 to the top-level component P. If the statement is a process, then
Rule 2.5 applies. where s′is are fresh variables, fire is a fresh communication
channel and S is a block of sequential statements. S is executed once initially
and then only at the times when one of the variables given in the sensitivity list
changes. F produces two automata. The first automaton seen on the left side
checks the sensitivity list and decides about triggering the process body S via the
synchronization channel fire. The second automaton executes S at each trigger.
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Transformation Rule 3 (Sequential statements)
1. F [S1;S2] ≡ F [S1];F [S2]
2. F [v := e;S] ≡ (variable
assignment)
3. F [s <= e;S] ≡ (signal
assignment)
4. F [if b then S1 else S2 ;S] ≡
5. F [case e is when i1 => S1 . . .
when in => Sn end case ;S] ≡
6. F [null] ≡ F [∅] ≡
For condition b and expression e, the following rules apply:
Transformation Rule 4 (Conditions and Expressions)
1. F [b] =

a′ 6= a && a = 1 if b = rising edge(a)
a′ 6= a && a = 0 if b = falling edge(a)
b otherwise
2. F [e] = e
where a′ is the fresh variable defined during the transformation of the associated
process statement. Note that sequential statements must take place in process
statements and to use the commands rising edge(a)and falling edge(a) in a
process, a must be defined in its sensitivity list, which assures the definition of a′.
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Transformation Rule 5 (Non-synthesizable statement)
1. F [s <= e after t1 ;S] =
Transformation rule 5 that includes non-synthesizable statement after may seem
to incur an antinomy, since we only deal with VHDL in fact. The system un-
der test is the circuit, i.e., VHDL, yet the running circuit can be achieved by
providing necessary test signals to the circuit. Note that one may need some non-
synthesizable timing statements such as wait and after to generate clock or other
signals.
Timing Information
The time constants, denoted with δ in each rule, can be extracted precisely from
the time reports generated by hardware synthesizers. Precise timing knowledge is
of paramount importance to check the real-time behaviors of the system, and it
depends on the clock frequency and target hardware platform.
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